Difference between revisions of "Overclocking"

Jump to navigation Jump to search
257 bytes removed ,  05:49, 26 November 2020
Undo revision 8198 by Xehartnort (talk)
(Added more links to source code)
(Undo revision 8198 by Xehartnort (talk))
Tag: Undo
Line 14: Line 14:
= A64-based boards =
= A64-based boards =
== GPU ==
== GPU ==
Open [https://github.com/torvalds/linux/blob/master/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi] in a text editor.
Open <code>arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi</code> in a text editor.


Look for
Look for
Line 78: Line 78:
These include a slight overclock and undervolt, they are intended for the OP1 CPU found in many chromebooks but have worked fine in all recorded cases on regular RK3399s in other devices.
These include a slight overclock and undervolt, they are intended for the OP1 CPU found in many chromebooks but have worked fine in all recorded cases on regular RK3399s in other devices.


Specific to the Pinebook Pro DTS in tsys' kernels is an extra clock speed entry for the big cores in [https://gitlab.manjaro.org/tsys/linux-pinebook-pro/-/blob/master/arch/arm64/boot/dts/rockchip/rk3399-pinebook-pro.dts arch/arm64/boot/dts/rockchip/rk3399-pinebook-pro.dts]<br>
Specific to the Pinebook Pro DTS in tsys' kernels is an extra clock speed entry for the big cores in <code>arch/arm64/boot/dts/rockchip/rk3399-pinebook-pro.dts</code><br>
It overrides the <code>opp08</code> entry for the big core cluster with one that runs 2GHz at 1.3V.<br>
It overrides the <code>opp08</code> entry for the big core cluster with one that runs 2GHz at 1.3V.<br>
It is up to you how to deal with this, either by just skipping opp08 in the main dtsi to keep using that entry or by removing that entry from the Pinebook Pro dts and adding your own to the regular dtsi.
It is up to you how to deal with this, either by just skipping opp08 in the main dtsi to keep using that entry or by removing that entry from the Pinebook Pro dts and adding your own to the regular dtsi.
Line 92: Line 92:


==CPU==
==CPU==
A set of available clock speeds that can be added to the CPU clusters can be found in [https://github.com/torvalds/linux/blob/master/drivers/clk/rockchip/clk-rk3399.c drivers/clk/rockchip/clk-rk3399.c] under <code>rk3399_cpuclkl_rates</code> for the little cores and <code>rk3399_cpuclkb_rates</code> for the big cores.
A set of available clock speeds that can be added to the CPU clusters can be found in <code>drivers/clk/rockchip/clk-rk3399.c</code> under <code>rk3399_cpuclkl_rates</code> for the little cores and <code>rk3399_cpuclkb_rates</code> for the big cores.


These clock speeds can be added to <code>cluster0_opp</code> for the small cores and <code>cluster1_opp</code> for the big cores respectively.
These clock speeds can be added to <code>cluster0_opp</code> for the small cores and <code>cluster1_opp</code> for the big cores respectively.
360

edits

Navigation menu