Difference between revisions of "SOQuartz"
Jump to navigation
Jump to search
Line 19: | Line 19: | ||
* Integrated 32KB L1 instruction cache and 32KB L1 data cache per core | * Integrated 32KB L1 instruction cache and 32KB L1 data cache per core | ||
* 512KB unified system L3 cache | * 512KB unified system L3 cache | ||
=== GPU (Graphics Processing Unit) Capabilities === | === GPU (Graphics Processing Unit) Capabilities === |