Difference between revisions of "Nutcracker"

From PINE64
Jump to navigation Jump to search
Line 1: Line 1:
 
PAGE UNDER CONSTRUCTION, INFO SUBJECT TO CHANGE
 
PAGE UNDER CONSTRUCTION, INFO SUBJECT TO CHANGE
  
* BL-602 EVB (Evaluation Board):
+
* PineCone BL-602 EVB (Evaluation Board):
  
 
[[File:Pine64_BL602_EVB_photo-3-small.jpg|800px]]
 
[[File:Pine64_BL602_EVB_photo-3-small.jpg|800px]]
Line 40: Line 40:
  
  
== BL602 EVB information and schematics ==
+
== PineCone BL602 EVB information and schematics ==
  
 
* BL602 EVB schematic:
 
* BL602 EVB schematic:
 
[[File:PADI-II_EVB.png]]
 
[[File:PADI-II_EVB.png]]
 
** [https://files.pine64.org/doc/padi-ii/Pine64%20BL602%20EVB%20Schematic%20ver%201.1.pdf PineCone BL602 EVB schematic ver 1.1]
 
** [https://files.pine64.org/doc/padi-ii/Pine64%20BL602%20EVB%20Schematic%20ver%201.1.pdf PineCone BL602 EVB schematic ver 1.1]
 +
*** Note: Current schematic, cc1 and cc2 share one 5.1KOhm resistor. Next schematic design will separate out the cc1 and cc2 has it own 5.1KOhm resistors
  
  
 
== Datasheets for components and peripherals ==
 
== Datasheets for components and peripherals ==
* GigaDevice RISC-V SoC information:
+
* Bouffalo BL-602 SoC information:
** [https://files.pine64.org/doc/datasheet/pinecil/GD32VF103_Datasheet_Rev%201.1.pdf GigaDevice RISC-V GD32VF103TB SoC Datasheet V1.1]
+
** [https://files.pine64.org/doc/datasheet/padi-ii/Bouffalo%20Lab%20BL602_BL604_DS_en_Combo_1.2.pdf Bouffalo Lab BL602 SoC Datasheet V1.2]
 
** [https://files.pine64.org/doc/datasheet/pinecil/GD32VF103_User_Manual_EN_V1.2.pdf GigaDevice RISC-V GD32VF103TB SoC Usermanual V1.2]
 
** [https://files.pine64.org/doc/datasheet/pinecil/GD32VF103_User_Manual_EN_V1.2.pdf GigaDevice RISC-V GD32VF103TB SoC Usermanual V1.2]
 
* Display Module information:
 
* Display Module information:

Revision as of 16:47, 3 November 2020

PAGE UNDER CONSTRUCTION, INFO SUBJECT TO CHANGE

  • PineCone BL-602 EVB (Evaluation Board):

Pine64 BL602 EVB photo-3-small.jpg


Pine64 BL602 EVB photo-1-small.jpg


BL602 Specifications

  • CPU: 32-bit RV32IMAFC RISC-V “SiFive E24 Core”
  • Memory:
    • 128KB ROM
    • 276KB SRAM
    • 1Kb eFuse
    • 4MB Embedded Flash
  • Security:
    • Secure boot
    • Secure debug
    • XIP QSPI On-The-Fly AES Decryption (OTFAD)
    • AES 128/192/256
    • SHA-1/224/256
    • TRNG (True Random Number Generator)
    • PKA (Public Key Accelerator)
  • Wireless:
    • Wi-Fi 802.11 b/g/n
    • Bluetooth® Low Energy 5.0
    • Wi-Fi Fast connection with BLE assistance
    • Wi-Fi and BLE coexistence
    • Wi-Fi Security WPS/WEP/WPA/WPA2/WPA3
    • STA, SoftAP and sniffer modes
    • Multi-Cloud connectivity
    • 2.4 GHz RF transceiver
    • Integrated RF balun, PA/LNA
  • Package Type:
    • 32 pin QFN 4mm x 4mm


PineCone BL602 EVB information and schematics

  • BL602 EVB schematic:

PADI-II EVB.png

    • PineCone BL602 EVB schematic ver 1.1
      • Note: Current schematic, cc1 and cc2 share one 5.1KOhm resistor. Next schematic design will separate out the cc1 and cc2 has it own 5.1KOhm resistors


Datasheets for components and peripherals


Development efforts

Project Homepage Project Source Implementations
Ralimtek https://ralimtek.com https://www.gitmemory.com/Ralim