



Revision History


Version	Date	By	Description	Remark
1.0a	2020/12/15	skyth-tech	Model A SBC Released	

 PINE64		PINE64		
Project:	Quartz64 Model-A Schematic 20201215			
File:	Revision history			
Date:	Wednesday, November 25, 2020	Rev:	V1.0	
Designed by:	Daniel.J	Reviewed by:	Default	Sheet: 2 of 99


RK3566 Ref Block Diagram



Power Diagram



Power Sequence & Power Path assignment




Power Source	PMIC Channel	Supply Limit	Power Supply Name	Time Slot	Default Voltage	Work Status	Sleep Status
VCC_SYS	RK817-5_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	ON
VCC_SYS	RK817-5_BUCK2	2.5A	VDD_NPU,VDD_GPU	Slot:2	0.9V	ON	OFF
VCC_SYS	RK817-5_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON
VCC_SYS	RK817-5_BUCK4	1.5A	VCC_3V3	Slot:4	3.3V	ON	OFF
VCC_SYS	RK817-5_LDO1	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON
	RK817-5_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF
	RK817-5_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON
VCC_SYS	RK817-5_LDO4	0.4A	VCCIO_ACODEC	N/A	1.8V	ON	OFF
	RK817-5_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF
	RK817-5_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON
VCC_SYS	RK817-5_LDO7	0.4A	VCC_1V8	Slot:2	1.8V	ON	OFF
	RK817-5_LDO8	0.4A	VCC1V8_DVP	N/A	1.8V	ON	OFF
	RK817-5_LDO9	0.4A	VCC2V8_DVP	N/A	2.8V	ON	OFF
VCC_BAT	RK817-5_RESETh			Slot:4+5			
VCC_BAT	RK817-5_BOOST RK817-5_OTG	1.5A	VCC5V_MIDU VBUS	N/A	5.0V	ON	OFF
VCC_3V3	Switch		VCC3V3_SD	Slot:4	3.3V	ON	OFF
VCC_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF


IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage		Assignment IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	1P16	YES	NO	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	1N15	YES	YES	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	1D13	YES	YES	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	1C13	YES	YES	VCCIO_FLASH	VCC_1V8	1.8V	FLASH_VOL_SEL = 1 --> VCCIO_FLASH = 1.8V
VCCIO3	1F17	YES	YES	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	1E16	YES	YES	VCCIO4	VCC1V8_PMU	1.8V	
VCCIO5	1N5 1N6	YES	YES	VCCIO5	VCC_1V8	1.8V	
VCCIO6	1L4 1L5	YES	YES	VCCIO6	VCC1V8_DVP	1.8V	
VCCIO7	1N8	YES	YES	VCCIO7	VCC_3V3	3.3V	

RESET Signal MAP




Clock Map




PINE64		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	Reset Map & Clock Map		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	6	of	90


IR Receiver



HEATSINK / FAN





Reset/PowerOn Connector





PINE64		PINE64	
Title Quartz64 Model-A Schematic 20201215			
Size Custom	Document Number IR SPDIF		Rev V1.0
Date: Tuesday, MAR 6, 2018	Sheet 6 of 33		

I2C MAP




UART MAP



PINE64		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	UART Map		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	8 of 99


RK3566_ABCDE

(Power&GND)




Caps should be placed under the U1000 package

Caps should be placed close to the U1000 package




 PINE64		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	RK3566 Power & Ground		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	10 of 99

RK3566_F (DDR PHY)


U1000F




RE3566
BGA565_15R5x14R4x0R90



DC IN&SYSTEM Power




RK3566_G(OSC/PLL/PMUIO1/2)




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3566_I (VCCIO2 Domain)





RK3566_J (VCCIO3 Domain)



RK3566_U(USB3.0/SATA/QSGMII/PCIE2.0 x1)


RK3566_V(USB2.0 HOST)




Note:
 Caps of between dashed green lines and U1000 should be placed under the U1000 package.
 Other caps should be placed close to the U1000 package

		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	RK3566 USB/PCIE/SATA PHY		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	14	of	90


RK3566_K (VCCIO4 Domain)




RK3566_N (VCCIO7 Domain)




RK3566_O (SARADC/OTP)




RK3566_R(MIPI_DSI_TX0/LVDS_TX0)



RK3566_S(MIPI_DSI_TX1)




RK3566_T(eDP/DP TX)




Boxed capacitors should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3566_Q(HDMI2.0 TX)




HDMI TMSD trace
100 Ohm +10%





Eink

Project:	Quartz64 Model-A Schematic 20201215
File:	E-ink Interface
Date:	Wednesday, November 25, 2020
Designed by:	ZHM
Rev:	V1.0
Sheet:	17 of 33

RK3566_L(VCCIO5 Domain)





RK3566
BGA565_15R5x14R4x0R90



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

WORK_LED
DIY_LED



PINE64		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	RK3566 RGMII Interface		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	18 of 99

RK3566_H(VCCIO1 Domain)


U1000H

VCCIO1 Domain


Operating Voltage=1.8V/3.3V

	/ I2C3_SDA_M0	/ UART3_RX_M0	/ AUDIOPWM_LOUT_p	/ GPIO1_A0_u
	/ I2C3_SCL_M0	/ UART3_TX_M0	/ AUDIOPWM_LOUT_n	/ GPIO1_A1_u
SCR_CLK	/ I2S1_MCLK_M0	/ UART3_RTSn_M0		/ GPIO1_A2_d
SCR_IO	/ I2S1_SCLK_TX_M0	/ UART3_CTSn_M0		/ GPIO1_A3_d
	I2S1_SCLK_RX_M0	/ UART4_RX_M0	/ PDM_CLK1_M0	/ SPDIF_TX_M0
				/ GPIO1_A4_d
SCR_RST	/ I2S1_LRCK_TX_M0	/ UART4_RTSn_M0		/ GPIO1_A5_d
	I2S1_LRCK_RX_M0	/ UART4_TX_M0	/ PDM_CLK0_M0	/ AUDIOPWM_ROUT_p
				/ GPIO1_A6_d
SCR_DET	/ I2S1_SDO0_M0	/ UART4_CTSn_M0	/ AUDIOPWM_ROUT_n	/ GPIO1_A7_d
	I2S1_SDO1_M0	/ I2S1_SDI3_M0	/ PDM_SDI3_M0	/ PCIE20_CLKREOn_M2
	I2S1_SDO2_M0	/ I2S1_SDI2_M0	/ PDM_SDI2_M0	/ PCIE20_WAKEn_M2
	I2S1_SDO3_M0	/ I2S1_SDI1_M0	/ PDM_SDI1_M0	/ PCIE20_PERSTn_M2
		I2S1_SDI0_M0	/ PDM_SDI0_M0	/ GPIO1_B3_d

RK3566
BGA565_15R5x14R4x0R90



VCCIO_ACODEC




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package


PINE64		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	RK3566 Audio Interface		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
	Sheet:	19 of 99	

- << I2CO_SCL_PMIC
- << I2CO_SDA_PMIC
- << PMIC_INT_L
- << PMIC_SLEEP_H
- << PMIC_PWRON
- << RESETn
- << PMIC_32KOUT_WIFI
- << I2S1_MCLK_MO_RK817
- << I2S1_SCLK_TX_MO_RK817
- << I2S1_LRCK_TX_MO_RK817
- << I2S1_SDIO_MO_RK817
- << I2S1_SDIO_MO/PDM_SDIO_MO_RK817
- << PDM_CLKO_MO_RK817
- << HPL_OUT
- << HP_SNS
- << HPR_OUT
- << SPKN_OUT
- << SPKP_OUT
- << MIC1_IN
- << MIC2_IN
- << RST_KEY


PMIC RK817 DCDC




PMIC RK817 LDO



PMIC RK817 Management




PMIC RK817 CODEC



PINE64		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	Power PMIC		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	21 of 90

VDD_CPU_EXT






>> I2C0_SCL_PMIC
 << I2C0_SDA_PMIC
 >> PMIC_SLEEP_H

		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	Power DC IN		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	22	of	90

Flash Power Manage



← FLASH_VOL_SEL

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)






Note:
 FLASH_VOL_SEL state decided
 to VCCIO2 domain IO driven by default
 Logic=L: 3.3V IO driven
 Logic=H: 1.8V IO driven


		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	Flash Power Manage		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	23 of 99



		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	E-Ink Interface		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	ZHM	Reviewed by:	<Checker>
		Sheet:	24 of 33



SATA






主板 SATA 串口硬盘接口。




SATA1~SATA4针脚定义



PIN	SIGNAL	PIN	SIGNAL
1	GND	2	TXP
3	TXN	4	GND
5	RXN	6	RXP
7	GND		



USB2.0 HOST2
USB3.0 HOST1




Note:
USB3.0信号的ESD不能随便换掉
如需换那么必须选择相同的规格。
Cj<=0.4pF




USB2.0 HOST2
USB2.0 HOST3


Rockchip Confidential



PINE64			
Project: Quartz64 Model-A Schematic 20201215			
File: DRAM LPDDR4 1x32bit 200p			
Date: Wednesday, November 25, 2020	Rev: V1.0		
Designed by: Daniel.J	Reviewed by: Default	Sheet: 26	of 48






PINE64		PINE64	
Title Quartz64 Model-A Schematic 20201215			
Size B	Document Number	Rev V1.0	
Date:		Sheet 29	of 33



PINE64		PINE64	
Title Quartz64 Model-A Schematic 20201215			
Size A	Document Number CAMERA	Rev V1.0	
Date:	Sheet	30	of 33






>>FSPI_CLK/FLASH_ALE 14,28
 >>FSPI_D0/FLASH_RDY 14,28
 >>FSPI_D1/FLASH_RDn 14,28
 >>eMMC_RSTn/FSPI_D2/FLASH_WPn 14,27,28
 >>FSPI_D3/FLASH_CS1n 14,28
 >>FSPI_CS0n/FLASH_CS0n 14,28

default VCC = 1.8V



PINE64		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	Flash SPI NOR		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	31	of	97


eDP Panel





PINE64		PINE64	
Title Quartz64 Model-A Schematic 20201215			
Size A4	Document Number LCD EDP		Rev V1.0
Date: Tuesday, MAR 6, 2018	Sheet 32	of 32	

MIPI Panel

BACKLIGHT





biasing circuit








PINE64		PINE64	
Title	Quartz64 Model-A Schematic 20201215		
Size	Document Number		Rev
B	LCD MIPI		V1.0
Date:		Sheet	33 of




Touch Panel connector






PINE64		PINE64	
Title Quartz64 Model-A Schematic 20201215			
Size A	Document Number TP PORT		Rev V1.0
Date:	Sheet	34	of





RSMII Power Source	CPG_EXT	CPG_LDO1[1:0]
External 3.3V	1'b1	2'b00
External 1.8V (default)	1'b1	2'b10
Internal 1.8V	1'b0	2'b10



>>eMMC_D0/FLASH_D0
 >>eMMC_D1/FLASH_D1
 >>eMMC_D2/FLASH_D2
 >>eMMC_D3/FLASH_D3
 >>eMMC_D4/FLASH_D4
 >>eMMC_D5/FLASH_D5
 >>eMMC_D6/FLASH_D6
 >>eMMC_D7/FLASH_D7
 <<<<eMMC_CMD/FLASH_WRn
 >>eMMC_CLKOUT/FLASH_DQS
 <<<<eMMC_DATA_STROBE/FLASH_CLE



Note: Reserve PAD for Update.



		PINE64	
Project: Quartz64 Model-A Schematic 20201215		File: Flash eMMC Flash	
Date: Wednesday, November 25, 2020		Rev: V1.0	
Designed by: Daniel.J		Reviewed by: Default	
Sheet: 40 of 99			


<<PCI20_TXP 15
 <<PCI20_TXN 15
 <<PCI20_RXP 15
 <<PCI20_RXN 15
 <<PCI20_REFCLKP 15
 <<PCI20_REFCLKN 15

<<PCI20_CLKREQ_M2 20
 <<PCI20_MAKEN_M2 20
 <<PCI20_PERSTn_M2 20




Option

<<PCI20_PRSTN_L_GP100_A6 19
 <<PCIE_PWREN_H_GP100_C2 13

PCIe2.0 x 1 (x4 Slot)




10W Slot: 25W Slot: 25W Slot:
 12V 0.5Amax 12V 2.1Amax 12V 5.5Amax
 3.3V 3Amax 3.3V 3Amax 3.3V 3Amax
 3.3Vaux 0.375Amax




VCCIO_ACODEC 3.3V default: PCI20_CLKREQ_M2 R8200 1, 2 OR 5% PCI20_CLKREQ_3V3_L R0402
 VCCIO_ACODEC 3.3V default: PCI20_MAKEN_M2 R8201 1, 2 OR 5% PCI20_MAKEN_3V3_L R0402
 VCCIO_ACODEC 3.3V default: PCI20_PERSTn_M2 R8202 1, 2 OR 5% PCI20_PERSTn_3V3_L R0402
 3.3V
 VCCIO_ACODEC 3.3V default: PCI20_PRSTN_L_GP100_A6 R8204 1, 2 OR 5% PCI20_PRSTN_3V3_L R0402

Clock --> PCIe2.0 CON







VCC3V3_SD




Close to MicroSD Card




J4200
 TFP09-2-12B
 TF9_TFP09-2-12B

MicroSD Card








PINE64		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	Flash MicroSD Card		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	42 of 99

- >> HDMI_TX2P_PORT
- >> HDMI_TX2N_PORT
- >> HDMI_TX1P_PORT
- >> HDMI_TX1N_PORT
- >> HDMI_TX0P_PORT
- >> HDMI_TX0N_PORT
- >> HDMI_TXCLKP_PORT
- >> HDMI_TXCLKN_PORT
- << HDMI_TX_SCL
- << HDMI_TX_SDA
- << HDMI_TX_CEC_M0
- << HDMI_TX_HPDIN







$C_j <= 0.4\text{pF}$




		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	VO Digital Video Out		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	50 of 99

SDIO WIFI/BT Module-1T1R




Note:
VBAT voltage range:3.0V~4.8V,
Supply current at least 400mA




		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	Wifi/BT SDIO Module Connection		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Linus.Lin	Reviewed by:	
		Sheet:	61 of 99

- >> HPL_OUT
- >> HP_SNS
- >> HPR_OUT
- >> SPKN_OUT
- >> SPKP_OUT
- >> MIC1_IN
- >> MIC2_IN
- >> HP_DET_L_GPIO3_A1
- >> SARADC_VIN2_HP_HOOK


MIC



SPK



Headphone




		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	Audio Port/Single Speaker		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	70 of 99



```

17 I2C2_SCL_M0 << I2C2_SCL_M0 R9003 1 2 0R 5% I2C2_SCL_SEN
R0402
17 I2C2_SDA_M0 << I2C2_SDA_M0 R9004 1 2 0R 5% I2C2_SDA_SEN
R0402
GSENSOR_INT_L_GPIO3_B0 >>

```



G Sensor





 PINE64		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	Sensor		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	90 of 99

Page of Accessories

PCB Mark Point




Heatsink



Heatsink

When use socket,
NO Heatsink holes is reserved.

 PINE64		PINE64	
Project:	Quartz64 Model-A Schematic 20201215		
File:	Mark/Hole/Heatsink		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	99 of 99